



Validation of Safety-Critical Systems with AADL

Software Engineering Institute
Carnegie Mellon University
Pittsburgh, PA 15213

Peter H Feiler
April 11, 2008



Software Engineering Institute

CarnegieMellon

© 2006 Carnegie Mellon University

Outline

Multiple aspects of system validation

System & software engineers working together

Multi-fidelity model-based analysis

Property preserving transformations

Conclusions





Dimensions of System Validation

Validation of models
against system




The system

Model-based view
of system



System models

Validation of
implementation against
system models




System implementation




Software Engineering Institute | Carnegie Mellon

Safety-Critical Systems & AADL
Feiler, April 2008
© 2008 Carnegie Mellon University

Single Source Annotated Architecture Model



Architecture-Driven Modeling



Software Engineering Institute

Carnegie Mellon

Safety-Critical Systems & AADL
Feiler, April 2008
© 2008 Carnegie Mellon University

AADL and Safety-Criticality

Fault management

- Architecture patterns in AADL
 - Redundancy, health monitoring, ...
- Fault tolerant configurations & modes

Dependability

- Error Model Annex
- Specification of fault occurrence and fault propagation information
- Use for hazard and fault effect modeling
- Reliability & fault tree analysis

Behavior validation

- Behavior Annex
- Model checking
- Source code validation



Outline

Multiple aspects of system validation

System & software engineers working together

Multi-fidelity model-based analysis

Property preserving transformations


Conclusions



Traditional Embedded System Engineering

System Engineer

Control Engineer



Software Engineering Institute | Carnegie Mellon

Safety-Critical Systems & AADL
Feiler, April 2008
© 2008 Carnegie Mellon University


Software-Intensive Embedded Systems

System Engineer

Control Engineer

Hardware Engineer

Application Developer




Embedded SW System Engineer




Software Engineering Institute | Carnegie Mellon

Safety-Critical Systems & AADL
Feiler, April 2008
© 2008 Carnegie Mellon University

Mismatched Assumptions



Predictable Embedded System Engineering



System Analysis

- Schedulability
- Performance
- Reliability
- Fault Tolerance
- Dynamic Configurability

System Construction

- AADL Runtime System
- Application Software Integration



Devices Memory Bus Processor

Software Engineering Institute

Carnegie Mellon

Working Together

Conceptual architecture

- UML-based component model
- Architecture views (DoDAF, IEEE1471)
- Platform independent model (PIM)

System engineering

- SysML as standardized UML profile
- Focus on system architecture and operational environment

Embedded software system engineering

- SAE AADL
- OMG MARTE profile based on AADL
- AADL as MARTE sub-profile
- Non-functional properties require deployment on platform

Data modeling

- UML, ASN., ...



Outline

Multiple aspects of system validation

System & software engineers working together

Multi-fidelity model-based analysis

Property preserving transformations

Conclusions






Impact of Sampling Latency Jitter


Impact of Scheduler Choice on Controller Stability

- A. Cervin, Lund U., CCACSD 2006

Sampling jitter due execution time jitter and application-driven send/receive



Latency Contributors




- Processing latency
- Sampling latency
- Physical signal latency




ARINC 653 Partitions & Communication


Frame-delayed inter-partition communication
Timing semantics are insensitive to partition order



Latency Impact of Partitions




Intended Data Flow in Task Architecture




Frame-level Latency Jitter of Data Stream

Example: Non-deterministic downsampling

- Desired sampling pattern 2X: n, n+2, n+4 (2,2,2,...)
- Worst-case sampling pattern: n, n+1, n+4 (1,3,...)



Managed Latency Jitter through Deterministic Sampling



Rate Group Optimization

Logical threads to execute at a specific rate

Multiple logical threads to execute with the same rate

Placement of units with same rate in same operating system thread

Reduced number of threads and context switches




Rate Group Order Can Affect Latency

Data flow from sensor T_s to control T_c to actuator T_a with mid-frame communication

Effect of rate groups: T_c to T_a becomes delayed

Occurs when pairwise immediate connections in opposite direction



Software-Based Latency Contributors

Execution time variation: algorithm, use of cache

Processor speed

Resource contention

Preemption

Legacy & shared variable communication

Rate group optimization

Protocol specific communication delay

Partitioned architecture

Migration of functionality

Fault tolerance strategy



Latency and Age of Data

Latency: the amount of time between a sensor reading and an output to an actuator based on the sensor reading

Age: amount of time that has passed since the sensor reading

Age Contributors

- Oversampling
- Missing sensor readings
- Failed processing
- Missed deadlines



Outline

Multiple aspects of system validation

System & software engineers working together


Multi-fidelity model-based analysis

Property preserving transformations


Conclusions



Efficient Runtime System Generation



Will This Implementation Work?




Overlapping Message Lifespan


Periodic thread MP and MC

MP $\rightarrow\!\!>$ MC

Need for double buffering



Optimization of General Port Buffer Model




- Send/receive with or without copy
- Transfer with or without copy
- Processing with or without copy

MP: producer copy
MS: send copy
MR: receive copy
MC: consumer copy



Message Streaming Lifespan Framework



Message Lifespan Properties

MC input-compute-output guarantee

$$T_{C, M_i} \leq R_{M_i} = B_{MC_i} \leq E_{MC_i} \leq T_{C, M_{i+1}} \leq R_{m_{i+1}}$$

Message operation ordering condition

$$S_{M_i} < X_{M_i} < R_{M_i}$$

MP bounded by producer dispatches

$$T_{P, M_i} \leq B_{MP_i} \leq E_{MP_i} = S_{M_i} \leq T_{P, M_{i+1}}$$

MS bounded by sends and transfer

$$S_{M_i} = B_{MS_i} \leq X^*_{M_i} \leq E_{MS_i} < S_{M_{i+1}}$$

MR bounded by transfers and receive

$$X^{**}_{M_i} \leq B_{MR_i} \leq E_{MR_i} = R^{***}_{M_i} < X_{M_{i+1}}$$

* Completion of transfer

** Start of transfer


*** Latest of multiple receivers




Sequential Execution of Periodic Tasks

$(\tau_P ; \tau_C)^*$

Collapse to single buffer



Application-based Send and Receive (ASR)



$(\tau_P | \tau_C)^*$

3 buffers

$$T_P \leq \alpha_P \leq S \leq \Omega_P \leq D_P$$

$$T_C \leq \alpha_C \leq R \leq \Omega_C \leq D_C$$


α : actual execution start time

Ω : actual completion time

$$\alpha_P - \Omega_P \cap \alpha_C - \Omega_C \neq \emptyset \Rightarrow \text{non-deterministic S/R order}$$



Dispatch-based Send and Receive (DSR)



Buffer Optimization Considerations

Periodic & aperiodic task dispatch

Send and receive execution

- As part of application (ASR)
- As part of task dispatch/completion (DSR)

Task execution order

- Concurrent: $\tau_C \mid \tau_P$
- Atomic non-deterministic: $\tau_C \neq \tau_P$
- Ordered: $\tau_C ; \tau_P$ or $\tau_P ; \tau_C$

Message transfer

- Immediate to consumer (IMT)
- Direct to delayed consumer (DMT)
- Period-delayed to consumer (PMT)



Periodic Task Communication Summary

Periodic Same period	ASR		DSR		DMT
	IMT PMT		IMT PMT		
$\tau_P ; \tau_C$	MF:1B	PD:2B S \vee X \vee R	PD:2B R	PD:2B S \vee X/R	MF:1B
$\tau_C ; \tau_P$	PD:1B	PD:1B	PD:1B	PD:1B	PD:1B
$\tau_P \neq \tau_C$	ND:1B	PD:2B X	PD:2B R	PD:2B X/R	ND:1B
$\tau_P \mid \tau_C$	ND:3B S/X _C R _C	PD:2B X	PD:2B R	PD:2B X/R	NDI:2B S/X/R _C

MF: Mid-Frame

PD: Period Delay

ND: Non-Deterministic

NDI: No Data Integrity

1B: Single buffer

2B: Two buffers

3B: Three buffers

4B: Four buffers

S, X, R : data copy

S/X : IMT combined send/xfer

S/X/R : DMT combined S, X, R

X/R: DSR/PMT combined X, R

o1vo2 : One operation copy



Outline

Multiple aspects of system validation

System & software engineers working together

Multi-fidelity model-based analysis

Property preserving transformations

Conclusions



Predictable Model-based Engineering

Reduce the risks

- Analyze system early and throughout life cycle
- Understand system wide impact
- Validate assumptions across system

Increase the confidence


- Validate models to complement integration testing
- Validate model assumptions in operational system
- Evolve system models in increasing fidelity

Reduce the cost


- Fewer system integration problems
- Fewer validation steps through use of validated generators




Traditional Development Model




Benefits of Predictive Architecturing



Industrial Embedded Systems Initiatives



A Research Transition Platform



Software Eng.

Institute

Carnegie

Mellon University

© 2008 Carnegie Mellon University



Software Engineering Institute

Carnegie Mellon

Peter H Feiler

phf@sei.cmu.edu

at ENST until June 9, 2008